An s-domain analysis of the full dynamics of the pole-zero pair (frequency doublet) associated with the broadly used CMOS active-cascode gain-enhancement technique is presented. Quantitative results show that three scenarios can arise for the settling behavior of a closed-loop active-cascode operational amplifier depending on the relative locations of the unity-gain frequencies of the auxiliary and the main amplifiers. The analysis also reveals that, although theoretically possible, it is practically difficult to achieve an exact pole-zero cancellation. The analytical results presented here provide theoretical guidelines to the design of CMOS operational amplifiers using this technique.
Introduction
Invented in 1979 [1] and subsequently refined in 1990 [2] [3] [4] , the CMOS active-cascode gain-enhancement technique 1 finds wide applications in analog integrated circuits, such as Nyquist-rate and oversampling data converters, sample-and-hold amplifiers, switched-capacitor filters, band-gap reference circuits, and voltage regulators. By boosting the low-frequency transconductance of the cascode device, the technique increases the output resistance of a CMOS cascode operational amplifier (op amp), and hence the voltage gain without degrading its high-frequency performance. As a result, it is ideally suitable for on-chip applications, where a large gainbandwidth product is desirable while driving capacitive loads. In addition, as the technique derives extra gain laterally using an auxiliary amplifier (booster) without stacking multiple cascode transistors, it retains the highswing feature of a simple cascode stage, and thus, becomes widely popular in scaled CMOS technologies with low supply voltages.
In sampled-data applications, the circuit accuracy and speed are usually determined by the settling behavior of op amps when employed. In an attempt to achieve a high unity-gain frequency and a high dc gain simultaneously, the active cascode introduces a pole-zero pair (doublet) near the unity-gain frequency of the auxiliary amplifier, which potentially leads to slow-settling behavior of such op amps [2] . A guideline to avoid the deleterious effects of the doublet was also discussed in [2] . However, an accurate, closed-form solution of the doublet does not exist. Lacking theoretical guidance, designers often resort to circuit simulators to verify and to fine-tune their op amps, rendering the design process time consuming and heuristic.
This paper examines the doublet behavior of CMOS active cascodes. Quantitative analysis reveals that three scenarios can arise for the closed-loop settling behavior dependent on the ratio of the unity-gain bandwidth of the booster to that of the main amplifier. Sections 2 and 3 review the principles of the cascode gain stage and the CMOS active-cascode technique, respectively. Section 4 presents a small-signal analysis of the active cascode and a closed-form solution of the doublet followed by the corresponding result on settling behavior. In Section 5, computer simulation results are shown to validate the developed theory; and lastly, a brief summary concludes the paper in Section 6.
CMOS Cascode Gain Stage
Cascode provides a gain-enhancement function in amplifier circuits, allowing the product of the intrinsic gains of two stages-a common-source stage (CS) and a common-gate stage (CG)-to be developed in one. This has an advantage in the attainable bandwidth of the amplifier when driving a capacitive load, which itself acts as the compensation capacitor [5, 6] . As a result, a single-stage cascode amplifier typically exhibits a better power efficiency relative to a Miller-compensated two-stage design, and is widely used in analog circuits.
Small-Signal DC Gain
A typical CMOS cascode gain stage is shown in Figure  1 (a) along with its output impedance as a function of frequency in Figure 1(b) . In a voltage-gain amplifier, a two-port formulation readily shows that the small-signal gain is simply the product of the effective input transconductance (G m ) and the output resistance (R o ) of the stage [7] . In Fig. 1a , assuming both transistors are biased in saturation, the drain current of M 1 is only weakly influenced by M 2 (through channel-length modulation) and the following expression of G m holds:
Thus, the extra gain developed by the cascode can only be explained by the increase in R o :
( )
Equation (2) is obvious when we consider the stage as a degenerated current source from the output-resistance standpoint, i.e., transistor M 2 is degenerated by r o1 when the gates of M 1 and M 2 are both ac-grounded. The factor g m2· r o1 is just the loop-gain of the local series feedback formed by M 2 and r o1 . Thus, the dc gain of the stage is ( )
Frequency Response
Next we consider the frequency response of the stage by adding a load capacitor C o to the output. We will neglect all other capacitance in the circuit for simplicity. Since the addition of C o has no effect on the G m part of (1), the frequency dependence derives solely from the output impedance Z o (s), which can be expressed as
and depicted in Figure 1(b) by the solid curve. Since in this case the G m part exhibits no frequency dependence, the overall frequency response of the small-signal gain is simply
which has a dominant pole at ω o (≈1/R o C o ) and a unitygain frequency of ω u (≈g m1 /C o ).
CMOS Active-Cascode Gain Technique
CMOS active cascode further improves the achievable dc gain by employing a lateral auxiliary amplifier-A a (s) in ωu
Doublet
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Output Resistance and Gain
At this point, we understand that the extra voltage gain of the normal cascode stage in Figure 1 (a) derives from the improved output resistance due to the local series feedback formed by M 2 and r o1 . Therefore, additional gain can be potentially obtained by further increasing either g m2 or r o1 . The active-cascode technique exploits the g m2 option as shown in Figure 2 (1)- (3):
We see that the key function of the booster is to enhance g m2 , hence to further increase the output resistance (and gain) of the amplifier. 3 This is done by introducing a push-pull operation between the source and gate voltages of M 2 , i.e., between nodes X and Y, through the insertion of a booster amplifier. This inevitably introduces another negative feedback loop that is local to the cascode M 2 . As the bandwidth of the booster amplifier is finite, the frequency response of the active cascode exhibits an interesting artifact-a pole-zero pair or frequency doublet, which will be explained next.
Frequency Doublet
For simplicity, we will assume a single-pole roll-off for the auxiliary amplifier:
Therefore, the frequency dependence of the gain stage can be readily obtained by replacing A a with A a (s) in (6)- (8) .
The effect of A a (s) on the output resistance was qualitatively analyzed in [2] , which is sketched in Figure 2(b) . Let's examine R o first. The roll-off of A a (s) at high frequency introduces frequency dependence of R o as illustrated by the dash-dotted curve in Figure 2(b) , mathematically, ( ) ( )
In Figure 2(b) , r o = g m2 r o1 r o2 + r o1 + r o2 , which can also be obtained from (10) by setting A a (s) to 0. Thus, R o (s) exhibits a pole at ω 3 and a zero at ω a in Figure 2(b) . The overall output impedance of the stage Z o (s) is then the parallel combination of R o (s) and (
which is represented by the solid curve in Figure 2(b) . An equivalent RC model of Z o (s) was proposed in [8] , which is sketched in Figure 3 . If we divide the frequency axis into three bands by ω 3 and ω a in Figure 2(b) , the left resistor A a r o in Figure 3 captures the low-frequency output resistance in region A (ω ≤ ω 3 ), the middle series RC network captures the roll-off part of R o (s) in region B (ω 3 ≤ ω ≤ ω a ) and the flat part in region C (ω ≥ ω a ), and lastly the right C o represents the shunt load capacitor. In regions A and B, an approximate expression of the output impedance is ( ) 1 ,
where, x = ω 3 /ω o = ω a /ω 2 . Obviously, this only results in one pole at ω o . In regions B and C, an approximate expression of the output impedance is given by ( )
Apparently, this results in two poles and one zero, with a pole at effect. 3 A similar argument also suggests that the technique works only for MOSFET, not BJT amplifiers, in that the base resistance of BJT will ultimately limit the achievable amplifier output resistance to approximately β 0 r o , where β 0 is the small-signal current gain of the BJT, regardless of the value of A a .
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Slow Settling
In [9] [10] [11] , a closed-loop amplifier containing a closely spaced pole-zero pair in its frequency response was examined. It was found that, although the doublet effect on the open-loop Bode plot is often negligible, its deleterious impact on the time-domain settling behavior may be significant. Specifically, it introduces a so-called slow-settling component to the step response of the amplifier. The magnitude of the slow component is proportional to the doublet spacing and the time constant corresponds to the doublet frequency.
The same line of development will be followed here to establish a framework for the next two sections. Let the open-loop transfer function have a closely spaced polezero pair at (ω z , ω p ). The dominant pole and unity-gain frequencies, ω o and ω u , respectively, are given for the open-loop response. When the loop is closed, the feedback will reduce the pole-zero spacing by an amount equal to the loop-gain at the doublet frequency; and the closed-loop pole frequency will move to ω p ' [10, 11] . With the assumption ω o << (ω z , ω p ) << βω u , the step response of the closed-loop amplifier is given as
where, β is the feedback factor, and
The k 2 term in (14) is the slow-settling component when ω p ' < βω u holds.
Solving Doublet
For the CMOS active cascode, although the approximate equivalent circuit model of Z o (s) in Section 3.2 reveals the existence of a pole-zero pair near the unity-gain frequency of the auxiliary amplifier ω a , the results are only qualitative as the frequency dependence of G m (s) is not considered in the model. In this section, we will attempt to obtain an exact small-signal solution for the doublet. In the treatment, the frequency dependence of the circuit is assumed to derive from the load capacitor C o and the booster A a (s); and all other capacitances will be neglected first to keep the math tractable. After the first-order polezero behavior is derived, the effects of other capacitances in the circuit will be examined in Section 5 using computer simulation.
Open-Loop Transfer Function
To solve for the open-loop transfer function, we first obtain the expressions for G m (s) and Z o (s): 
The product of (16) and (17) gives the small-signal voltage gain in (18) (see below), where A 1 = g m1· r o1 , A 2 = g m2· r o2 , and the expression of A a (s) in (9) is assumed.
Frequency Doublet
The numerator of (18) readily solves to one LHP zero:
To solve for the poles, we define γ = r o2/ r o1 , ω u = g m1/ C o , and r o1 = A 1/ C o ω u ; the denominator of (18) reduces to the following: 
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Closed-Loop Settling Behavior
We recognize that s p1 of (23) 
Equation (26) reveals that three scenarios can arise for the closed-loop settling behavior dependent on ω a/ ω u , the ratio of the unity-gain bandwidth of the auxiliary amplifier to that of the open-loop main amplifier: 1) k 2 = 0, critically damped, when ω u/ ω a ≈ γA 1 = g m1· r o2 . The pole cancels the zero exactly and the slow-settling term vanishes;
2) k 2 > 0, overshoot, when ω u/ ω a < g m1· r o2 . This results in a falling doublet;
3) k 2 < 0, slow settling, when ω u/ ω a > g m1· r o2 . This results in a rising doublet, the one often cited in the literature [2] .
In addition, as ω u = g m1/ C o , the criterion ω u/ ω a = g m1· r o2 leads to ω a = 1/r o2 C o . In other words, even when a constant C o is assumed, the significant dependence of r o2 on the amplifier output voltage makes it practically difficult to achieve an exact pole-zero cancellation.
There are two strategies to avoid the deleterious effect of the doublet. One suggests to make ω a > βω u to avoid slow settling [2] . The other suggests to make k 2 small enough, i.e., to have a "slow-but-accurate" doublet. Let's examine the feasibility of the latter. Assuming a very slow doublet, i.e., ω a << βω u holds, then following (26),
This implies that k 2 cannot be made arbitrarily smallthe smallest value of k 2 is inversely proportional to the loop-gain of the main amplifier without gain enhancement. A "slow-but-accurate" doublet does not exist.
Computer Simulation
Computer simulations have been performed to validate the analysis developed in Section 4. For easy access to and programmability of all device parameters, i.e., g m , r o , etc., a small-signal linear model of the active cascode shown in Figure 4 was used instead of a real transistor circuit. An ideal VCVS models the auxiliary amplifier with a transfer function A a (s). In Figure 5 , the external feedback is assumed ideal with a feedback factor β = 1/2 (i.e., the closed-loop gain is 2); and a 1-V step is applied at the input. A capacitor C m on node X (resulting in the second pole) and the C gs ' and C gd 's of M 1 and M 2 are also included for completeness. All device parameters used in the simulation are listed in Table 1 .
Intrinsic Doublet Behavior
To evaluate the intrinsic behavior of the doublet, all capacitors are removed except C o in Figure 4 ; the unity-gain frequency of A a (s) is swept to observe the settling behavior of the closed-loop amplifier. tion reveals that this actually occurs for f a ≈ 10.95 MHz.
In addition, Figure 6 (b) further indicates that, when the slow-settling component is really "slow" (ω a << βω u ), the knee accuracy where the slow term starts to dominate is always nearly −40 dB, corresponding to k 2 = 1/βA o = −0.01 as predicted by (27).
Effect of the Second Pole
A capacitor C m at node X in Figure 4 is added to introduce a non-dominant pole with a frequency three times larger than βω u , the close-loop bandwidth (i.e., the phase margin of the loop-gain is around 71˚). The simulation results are shown in Figures 7(a) and (b) . The basic settling behavior is unaltered with the inclusion of the second pole; and the slow tails after the initial overshoots die out closely resemble those of the case with C m = 0, especially when ω a << βω u holds.
Effect of Other Parasitics
The C gs ' and C gd 's of the transistors M 1 and M 2 are further included to make the small-signal model complete.
Reasonably large values for these capacitors are assumed ( Table 1) , and the simulation results are shown in Figures 8(a) and (b) . Again, the behavior of the slow-settling component is seemingly independent of the various second-order effects introduced by the parasitics. An exact pole-zero cancellation always occurs for f a ≈ 10.95 MHz.
In [2] , the criterion βω u < ω a < ω p2 was proposed to ensure proper operation of the active cascodes. This is verified in simulation by keeping C m constant while stepping ω a up to and beyond ω p2 . Figure 9 illustrates that sluggish settling occurs when ω a is in the vicinity of ω p2 , where the local feedback loop formed by the booster and the cascode becomes marginally stable. The instability is lifted when ω a is further pushed out (not shown in the figure).
Summary
An accurate, closed-form s-domain analysis and computer simulation results of the pole-zero pair (doublet) associated with the widely used CMOS active-cascode gain stage are presented. The conventional picture of "slow settling" is clarified and augmented with a set of equations that completely describe the doublet dynamics. These results provide easy-to-follow guidelines to the design of such amplifiers in practice.
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